Community Profile
Join
Watch
Add Note
Post
Track
Send V-Gift
vhdl_forum's Journal
Created on 2004-09-21 23:02:13 (#4610104), last updated 2009-09-01
37 comments received
Basic Account [Gift]
19 Journal Entries, 0 Tags, 0 Memories, 0 Virtual Gifts, 0 Userpics
| Name: | VHDL Forum |
|---|---|
| Membership: | Open |
| Posting Access: | All Members |
VHDL . . . A wonderful tool isn't it. Until something goes wrong and no one knows why.
This is a place we can talk about it.
Why didn't this compile like you thought it would? Maybe another user can tell you.
How does a construct work? Perhaps someone can explain it.
Where can you find a good "student" (free) VHDL compiler?
Why doesn't this meet timing?
Bought a compiler and you feel the need to warn everyone that it chokes on big case statements?
You just found something cool?
Join, post, comment.
It's just us designers.
This is a place we can talk about it.
Why didn't this compile like you thought it would? Maybe another user can tell you.
How does a construct work? Perhaps someone can explain it.
Where can you find a good "student" (free) VHDL compiler?
Why doesn't this meet timing?
Bought a compiler and you feel the need to warn everyone that it chokes on big case statements?
You just found something cool?
Join, post, comment.
It's just us designers.
Interests (12):
Administrators
Members [View Entries]
_dudu, a_lik, alex_ee, atulpanton, contrariandoer, det3, dj_atmex, dudewhoisrandom, engineer_rus, ex_yonkie852, gorillashaman, holy_glory, johnjameson, linux0, michagal, microtrigger, muclear, nebel_uz, nick_nsk, nirmal_sharma, obrut_mra, oddm, peaceful_dragon, quess_who, rczeien, rhaikh, rufty, shalmali, sir_pashka, springwontcome, theoldone, vadim_kataev, verbix, viric, ymn